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ABSTRACT 
Ion implantation is the most widely used process in semiconductor 
industry for selectively introducing controlled amount of impurities in 
GaAs. Various implantation effects which influence the performance and 
reproducibility of direct implantation GaAs integrated circuits and 
methods used to overcome/minimize them are discussed in this review. A 
brief account of the implantation work being carried out in our laboratory 
towards fabrication of GaAs MESFETs and improving their performance 
and uniformity is also included here. 
1. INTRODUCTION 
Ion implantation is one of the key processes in the fabricatipn pf GaAs metal 
semiconductor field-effect transistors (MESFETs) and their large scale integration (LSI). 
In fact, monolithic microwave and high-speed digital logic GaAs integrated circuits (ICs) 
have largely adopted direct ion implantation as the fabrication technique for the formation 
of doped layers. In addition to this, ion implantation is also used to improve the 
performance of the devices as well as for electrical isolation between different electronic 
components of an IC. One of the main advantages of the ion implantation technique is that 
it is possible, by using suitable masks, to implant selected areas of the wafer with different 
doses of the same or different dopant species. Even though ion implantation technique 
lends itself to selective implantation, good uniformity and reproducibility, high yield and 
low cost, its use for ICs places stringent demands on the quality of the semi-insulating 
GaAs substrates and on implants and annealing conditions. From time to time various 
aspects of ion implantation in 111-V compounds (especially GaAs and I n 0  have been 
reviewed by various workers'". Ashthe topics of ion implantation in GaAs are so diverse and 
many, the discussion in this review has been confined main!.y to the problems lately being 
tackled to produce the state-of-art GaAs devices and circuits. The first part of this review 
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deals briefly with present status of the device-qualified semi-insulating GaAs substrates 
while in the second, the problems encountered in predicting accurately the threshold 
voltage of MESFET and obtaining its uniformity across the wafer as well as the possible 
approaches being used to overcome them are discussed at length. Since good electrical 
isolation needs to be provided between electronic components in an IC, the current trends 
in active area isolation by ion bombardment are also discussed briefly in the end. Some of 
the work carried out in these areas in our laboratory is also included in this review. 
2. ION SPECIES USED FOR IMPLANTATION 
Implantation of nearly all ion species of group 11, IV, VI and inert gases into GaAs have 
been reported in literature'. Some of these species, used in the fabrication of GaAs ion- 
implanted ICs, are tabulated in Table 1. In order to know at a glance the distinct advantages 
and disadvantages of one over other, some of the salient features of these species are also 
mentioned in Table 1. 
Table 1. Ion species used in the fabrication of GaAs devices and ICs 
-- 
Ion species Comments 
. . . . - . . . . . - -  -. . . . - - .. 
n-type channel layer 
Formation of n+ region for sourceldrain 
For load resistor formation 
For level shifter formation 
Channeled implantation for deeper and sharper profiles7 
Do not diffuse appreciably during post-implantation annealing 
Appreciable channeling tail; reduction when implanted through caps 
Little residual damage after annealing 
Dual implantation (Si and P) improves activation 
Se used as an alternative to Si 
Unlike Si. Se is not amphoteric and is preferred especially for shallow n-type layer and n + +  layer 
formation 
Do not diffuse appreciably ddring post-implantation annealing 
Highest n++  layers (n - 3 x 1019 ~ m - ~ )  formed using rapid thermal annealing (RTA) without 
serious degradations 
Lesser channeling tail compared to Si 
More residual damage after annealing compared to Si 
Approximately same behaviour as Se 
More residual damage after annealing compared to Se 
Used for producing deeper n+ region 
Not suitable for shallvw implantation9 
Thermal diffusion during annealing faster than Si 
Significant in- and out-diffusion during RTA (i.e., broadening of profile) 
Deep implantation more easily accomplished with less damage than with other acceptor ions 
ptype implant for buried channel'' 
(Conrd. ) 
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p++  layers (p > 10'' cm-') using RTA with little diffusion" 
Used in the fabrication of ~ F E T ' ~  
Considerable in- and outdiffusion during conventional furnace annealing at temperatures 
> 800" C 
Channeled implantation for deeper and sharper profiles7 
~g p- implantation to improve the radio frequency (RF) performance of devices13 
Outdiffusion towards surface during RTA 
Pronounced out-diffusion into S i 3 N 4  cap during furnace annealingM 
Dual implanption (Mg and As) for reduction in redistribution and increase in ac t iva t i~n '~  
Fast dimtsive redistribution during annealing of high dose Zn implants 
Transient annealings to'minimise fast diffusion 
Best electrical activation with minimal diffusion observed with zero dwell time very high 
temperatuie rapid thermal annealing 
Dual implantation (Zn and As) and RTA forms p + +  layers (p - lo2' ~ m - ~ )  without diffusional 
broadening16 
Co-implantation with lower doses of P suppress Si amphoteric behaviour and improves Si 
activation 
Tails of carrier concentration pr3files in co-implant case shallower and sharper compared to only 
Si implant case13 
Co-implantation ofAs with Mgor Zn shows reduction in redistribution during RTA and increase 
in doping level 
Arsenic being heavier, co-implants with it not suiQble for deeper implantation 
For electrical isolation between devices in GaAs ICs 
B ions show temperature stability upto 500°C and isolation characteristics do not degrade upto 
this temperature 
B implants used for improving Si doping distribution near the channel-substrate interface1' 
For electrical isolation between electronics components 
Semi-insulating layer formation 
0 ions show temperature stability upto 550°C 
Deep 0 ion implants used to control the 'tail' of donor im5urities 
Used for preamorphisation, but not found useful for controlling implant profiles due to poor 
activation 
Lower Ar doses (insufficient to cause amorphisation) marginally improve activation and 
mobility of Si implants1' 
It can be seen from Table 1 that Si has an edge over other n-type dopant implants 
in the formation of deeper layers with lesser residual damage white Se implants are 
preferred for the formation of n++ layers. In fact, these days Si ion implantation is being 
widely used to form n-type active layers for GaAs ICs. In order to obtain better yields ilnd 
reproducibility of implants, implantation through encapsulated layer (for example, Si,N,), 
rather than bare, is preferred. Since the effect of thermal instability at elevated 
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temperatures are often encountered during annealing of ion implanted GaAs, covering of 
implanted surface with a thin layer of an encapsulant is generally used to minimise them. 
Among various encapsulantsl, Si,N,, SiO, and silicon oxy-nitride have been extensively 
tried. Onuma et a1. l9  have investigated the effects of encapsulation during annealing on 
carrier concentration profiles of Si implanted GaAs. They observed negligibly small Si 
diffusion in samples annealed with Si,N, encapsulant and capless and enhanced diffusion in 
SiO, encapsulated samples. Furnace annealing of capless Se implanted GaAs in an arsinel 
hydrogen ambient2' and of encapsulated in nitrogen ambient2' have been used to form n- 
type layers with negligible diffusion. An alternative approach to furnace annealing is RTA 
in which thermal erosion and diffusion are minimised. Lately Gill & SealyS have reviewed 
the results of RTA of implanted GaAs for times 1 to 100 seconds. 
In our laboratory considerable amount of work is being carried out in the direction of 
single and multiplk 29Si+ implantation into undoped LEC-grown semi-insulating (100) 
GaAs substrates. A simplified capless annealing technique in which implanted GaAs wafer 
is placed in face-to-face configuration on a dummy wafer and annealed in nitrogen ambient 
under an arsenic-overpressure provided by thermal decomposition of InAs, has heen used 
to anneal implanted samples. Using this tedhnique and depending on the quality and size 
of the GaAs substrate, electrical activations varying from 50-90 per cent have been 
obtained for n-type channel layer implantation. A typical 90 per cent electrical activation 
profile obtained after annealing and secondary ion mass spectroscopy (SIMS) 29Si 
distribution profile before annealing is shown in Fig. 1. As can be seen from the tail of 
carrier concentration profile obtained by differential capacitance-voltage method (Fig. I), 
FURNACE ANNEALING 850°C; 15min 
= 0.9 
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DEPTH x (urn) 
Figure 1 
some techniques have to be evolved to sharpen the profile in the region of semi-insulating 
substrate interface. In order to produce more abrupt interfaces, at present, work is in 
progress to implant Si ions through plasma-enhanced chemical vapour deposition 
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(PECVD)/sputtered Si,N4 films and to implant high energy B ions in the vicinity of the 
channel-substrate interface. 
AS regards p-type dopants, both Be and Mg have been used to produce buried p-type 
layers in semi-insulating GaAs substrate. In fact, electrical activation of 90 to 100 per cent 
for implanted Be densities j 10" cm-3 (or implantation fluence g 10" cm-3 for the range of 
annealing temperatures from 500 to 900°C using Si,N4 or Si02 encapsulating layers or with 
no cap for annealing temperature 600°C have been reported in literature7. Due to very 
fast diffusion at annealing temperature, the use of Zn ion implantation has been restricted 
to cases where p" layers of very high carrier concentrations are required. 
3. GaAs SUBSTRATE QUALITY 
During the early years. of the technology, the most commonly available GaAs 
substrate material was Cr-doped semi-insulating GaAs grown by horizontal Bridgman 
method. Chromium responsible for compensating residual shallow donors suffered from a 
drawback because of its redistribution during annealing'. The performance of the 
implanted FETs and circuit element isolation was, however, improved by minimal Cr- 
doping LEC-grown semi-insulating GaAs substrates. 
Much of the improvements, however, came with the introduction of pyrolytic boron 
nitride (PBN) crucibles and arsenic ambient to control melt stoichiometry. These changes 
in LEC growth technology and use of PBN boats in horizontal Bridgman method made it 
possible to obtain high purity undoped semi-insulating GaAs substrates. In fact, it is now 
possible lo get consistent and reproducible implanted layers on undoped semi-insulating 
GaAs substrates grown by LEC method. The present status of the device-qualified GaAs 
substrates has been discussed at length by Thomas et up2. Since homogeneity on 
microscopic scale of GaAsis a pre-requisite for large scale integration, considerable effort is 
going on in the direction of removing electrical inhomogeneities in as-grown  material^^^-^^. 
In situ stabilization annealing of as-grown LEC material is one of the techniques used to 
achieve electrical homogeneity. The possible mechanisms suggested responsible for the 
improvements in stabilization anneal& include a more favourable redistribution of As 
and/or Ga point defects and out-diffusion of fast diffusing metallic impurities to the 
surface. As currently available undoped LEC GaAs substrates have high dislocation 
densities (lo4-10' ~ m - ~ ) ,  it is debated as to whether dislocations or their distribution have a 
direct bearing on the yield aqd performance of the circuits. Although there is no evidence 
to show that annealing changes dislocation density distribution2' and that dislocations as 
such contribute to any yield loss in the circuits that use depletion mode MESFETS~~, some 
~ t u d i e s ~ ~ . ~ '  do indicate that specific dislocation environment is responsible for electrical 
inhomogeneity and scattering of FET threshold voltage over the whole area. For example, 
as A s  precipitates along dislocation lines, often EL2 traps which concentrate around 
dislocations are considered to be one of the reasons fcr electrical inhomogeneities. Based 
on such observations, the emphasis has lately been shifted towards not only growing In- 
doped LEC crystal with much reduced dislocation (lo3- lo4 ~ m - ~ )  but growing dislocation- 
free crystals. In fact, Kobayashi et a ~ . ~ ~ ,  using a novel VM-FEC method, have grown In- 
doped GaAs semi-insulating dislocation-free crystals which have exhibited high electrical 
homogeneity and highest uniformity of FET threshold voltage. This kind of advancement 
in the direction of having dislocation-free semi-insulating GaAs wafers will certainly have a 
major impact in near future on successful development of highly reproducible, direct 
implantation GaAs LSI circuits. 
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4. SIMULATION OF ION IMPLANTATION PROFILES AND 
EFFECT ON THRESHOLD VOLTAGE 
As mentioned earlier, the threshold voltage of GaAs MESFET is one critical parameter 
whose uniformity across the wafer determines the perfbrmance of a circuit. This parameter 
V,, is defined as the gate voltage at which the channel is completely depleted at the source 
end of the device and can be expressed as 
where hi is the barrier height of the Schottky gate junction and V ,  is the pinch-off voltage 
defined as 
with t as the channel thickness, E, the permittivity of GaAs and N ( x )  as the carrier 
concentration at a depth x from the GaAs surface. 
Although the characteristics of GaAs MESFETs fabricated by ion implantation depend 
greatly on carrier concentration and low field mobility distributions in the active device 
layers, the threshold voltage primarily depends on the ion implanted carrier concentration 
distribution (Eqn. 2). Various analytical and numerical appro ache^^'-^^ have been used 
to simulate ion implantation profiles which often depend on the ion species. Since Si ion 
implantation is widely used for channel formation, in this section the discussion regarding 
simulation of ion implanted profiles is confined into this implant. A typical atomic profile 
of 70 keV 29Si+ implanted into undoped semi-insulating GaAs single crystal wafer 
alongwith the one calculated by using LSS theory for an identical implant into amorphous 
GaAs are shown in Fig. 2. It can be seen from this figure that the LSS theory predicts a 
narrower profile and fails to predict the exponentially falling channeling tail. Recently 
Anholt et reported an analytical technique, based on Pearson-IV distribution, to 
calculate profiles which fit well with measured ones. The advantage of this technique in 
comparison to Monte Carlo or Boltzmann transport  calculation^^^, 34 is that numerical 
profile- can be calculated rapidly. 
The extended profile tail often associated with direct implantation of Si ions and the 
deep level traps in the vicinity of channel-substrate interface may cause drift, hysteresis and 
transient anomalies in MESFETs. This atomic profile tail (Fig. 2) can be greatly reduced by 
implantation through SiJV, cap. Apart from this, the sharpness of the electrical profile can 
be further improved by the use of additional low dose high energy acceptor implants to 
compensate the tail of the profile. These two approaches should improve both across-wafer 
and wafer-to-wafer uniformity of threshold voltage. While proposing an analytical model 
for ion implanted GaAs MESFETs which incorporated both these approaches (i.e., 
implantation through an Si3N4 cap and a p-type layer underneath an n-channel), Chen & 
Shur3' obtained the profiles for implantation through cap by simply shifting the Gaussian 
distribution obtained for implant into bare wafer. Recently Dutt et al.32 have shown that 
doping distributions in the Si,N4 cap and substrate are different due to difference in 
stopping powers of implanted ions in them and are given by 
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where NI(x), N,(x), R,,, R,, and o,, 0, are the dopant concentrations, projected ranges and 
standard deviations in Si,N, and GaAs respectively, Q is the dose of the implanted ions and 
K = (a,/ o,) - 1. The typical profiles calculated on the basis of Chen & shur3I and Dutt et 
are shown in Fig. 3. It can be seen from this figure that for accurate simulation of ion 
implantation profiles the Eqn. (3) should be used. In fact, Dutt et a1.32 have shown that there 
is a significant change in the calculated threshold voltage in two cases. The threshold 
voltage predicted by them agreed well with the experimental threshold value obtained for 
ion implanted GuAs MESFETs fabricated in our laboratory, if N ( x )  in Eqn. (2) is replaced 
by tlN(x) with q is the average electrical activation ratio. 
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Figure 3. 
The knowledge of low field mobility distribution in the channel is important for 
computer-aided design of ion implanted GaAs MESFETs. An expression for low field 
mobility as a function of donor density and background compensation has been given by 
Golio & TrewZ9. In the case of Si ion implanted channels for GaAs MESFETs: the 
experimental low field mobility distribution is nearly flat with a fall in the vicinity of 
channel-substrate interface. The exact nature of the fall, however, depends on doping 
transition steepness at the channel-substrate interface or channel-buried layer interface. 
5. METHODS OF IMPROVING THRESHOLD VOLTAGE 
The deep level traps located in different regions of ion implanted GaAs MESFETs are 
responsible for capture and re-emission of carriers and, consequently, for the ailments like 
generation-recombination noise, drain current transients, g, dispersion, optical 
conductance, drift, hysteresis, increased noise figure, backgating and sidegating. Some of 
these are associated with surface states outside the gate region, traps located in the active 
channel and traps at the channel-substrate interface. Recently Blight & Thomas3', using 
variations in deep level transient spectroscopy (DLTS) have investigated the deep level 
traps in the materials and devices incorporated into GaAs monolithic microwave 
integrated circuits (MMICs). Semi-insulating GaAs substrates and GaAs MESFETs were 
used as vehicles for their study. They have shown that seven observable effects could be 
attributed to the surface of MESFET or material from which it was constructed. Various 
methods, namely, buried and surface channel formation, implantation through dielectric, 
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preamorphisation and co-implantation have been used to circumvent or minimise some of 
these problems by various workers and are discussed here. 
Ion implantation of Be under the active channel of MESFETs to form a ptype buried 
layer have demonstrated a reduction in short-channel effe3ts', suppression of deep-level 
trapping1' and improvement of threshold voltage uniformity3'. Canfield & Forbes'' have 
not only incorporated p-type buried layer in their MESFETs but have also formed a shallow 
p-type layer at  the surface above the channel. These two p-type layers form barriers 
on both sides of the channel which serve to confine and constrain the carriers to the channel 
region and isolate channel from deep-level trapping effects. Lately Tan et a/." have 
reported a submicrometer self-aligned gate GaAs MESFET fabrication process which 
incorporate p- type buried channel and have threshold voltage uniformity compatible with 
LSI/VLSI requirements. Workers at Plessey" have used ion implantation of Mg to form p- 
type buried layer and have observed significant improvement in RF performance of GaAs 
MESFETs. It has also been reported3' that MESFET structure with p-type buried layer 
formed by Mg ion implantation also has an advantage of soft-error-immunity. 
Although p-type buried layer formation by implantation gives excellent results, the 
problems of in- and out-diffusion of acceptor implant during post-implantation annealing 
of n-channel dopant and choosing acceptor implant dose high enough to sharpen the n-type 
dopant profile whilst being low enough to ensure that no undepleted or uncompensated 
acceptor ion is lefi to result in parasitic conduction paths under the FET gate were found to 
affect RF performance. An alternative possibility of using high energy low dose 
compensation B+ implant to compensate the tail of the donor profile was used by 
McNally". The use of 0' implants instead of B +  implants for this purpose has also been 
reported in literature'). One of the reasons for using 0' implants is that these ions show 
high temperature stability. 
As discussed earlier, ion implantation through dielectric cap, especially through Si,N, 
film deposited by PECVD technique, is preferred to suppress channeling and to obtain 
high yield and reproducibility during implantation. This process, however, invariably 
results in an apparent loss in electri~,, activity (particularly near the surface) after post- 
implantation annealing in the case of high dose implants. This is believed to be primarily 
due to the recoiled atoms compensating the implant near the surface. Gwilliam et ~ 1 . ~ ~  have 
reported that if the nitride layer is removed after implant and fresh nitride deposited (&ing 
a CVD technique at - 635OC) before annealing for activation then the electrical activation 
increased to a value sim'ilar to that given by bare implant 1 :ss, of course, the dose retained 
by the nitride layer during implantation. Various other encapsulants', such as, A!, SiO,, 
AIzO,, AIN, AI,Ga,-As, silicon oxy-nitride, aluminium oxy-nitride, phosphosilicate glass, 
~01~-Si, have also been used for ion implantation into GaAs and/or annealing of ion 
implanted GaAs wafer with different degree of success. 
I Theoretically preamorphisation of GaAs should give rise to sharpest possible Gaussian 
implant profile as in the case of Si technology. The actual situation, however, is different in 
[ the case of GaAs as good activation amorphised implant is rather diflicult and for many 
implant species (especially in the case of high dose implants) the amorphisation is avoided. 
Based on the results of Si ion implantation in GaAs prearnorphired by using inert 
t, A r  ion", it can be said that this as such is not, at present, a usable technique for controlling I implant profiles due to poor activation. The possible explanation for this lies in the fact that 
it is difficult to rebuild the GaAs lattice in sucha fashion to give good activation(i.e., to have 
local stoichiometry as well as each atom being placed in its correct site). Liu ef a1.18 have, 
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however, reported that for lower Ar doses (not sufficient to amorphise GaAs) there is 
marginal electrical activation improvement of Si ion implants. 
As can be seen from Table 1, co-implantation (i.e., implantation of As or Palongwith 
dopant implant) have been used to obtain sharper profiles with improved electrical 
activation. Although A s  co-implant appears to be a better choice being one of host 
elements, it being a very heavy element, is not suitable for high dose andlor deeper dopant 
implantation. Co-implantation of As with Mg or Zn has been used by a number of workers. 
It is found that this type ofco-implantation not only improves the maximum ptype doping 
level by a factor of two but also significantly reduces the dopant redistribution during 
annealing8. The increased activation has not been observed in the case of co-implantation 
of As with group IV elements2 (especially Si). Recent studiesI3 have shown that co- 
implantation of Si with lower doses of P ions improve electrical activation with shallower 
and sharper carrier concentration tails. Due to amorphisation of GaAs or increasing recoil 
effects, the improvement in electrical activation has, however, not been observed in the 
case of such co-implantation with higher P ion doses. 
6. DEVICES ISOLATION BY ION BOMBARDMENT 
When circuits are fabricated on semi-insulating GaAs substrates, electrical isolation is 
required to be provided between different electronic components. This can be done by 
selective ion implantation of desired dopant through a suitable mask or active area 
isolation by ion bombardment or mesa-etching in a sheet of active layer formed in or on 
GaAs semi-insulating substrate. In the active area isolation by ion bombardment, the 
conductivity of the active layer is reduced by damaging the crystal lattice and creating trap 
centres by selective implantation of non-dopant ions. The important advantage of this over 
mesa-etching is that it leaves the GaAs surface planar and, therefore, does not pose any 
problem with vacuum contact micron lithography or metal step coverage. Other 
advantages, like, reduction of RF losses40, higher isolation resistance4' and increasing of 
backgating threshold voltage42 have been repofled in literature. 
The commonly used ions for isolation implantation are  proton^'^.^^, b ~ r o n ~ ~ . ~ '  and 
~xygen '~.  In comparison to boron and oxygen ions, protons have the disadvantage of 
exhibiting a smaller temperature range in which isolation characteristics do not degrade. 
For example, Band 0 ions show a temperature stability upto - 500°C while protons4' upto 
350°C. Since high temperature processing steps may follow ion isolation or devices and 
circuits may be exposed to high temperatures, the emphasis is more on use of heavier ions 
for ion bombardment. Recently Clauwaert et al.43 have investigated in detail the isolation 
behaviour of B ions in GaAs MESFET circuits and have observed that B ion implantation 
yields very high isolation resistances (higher than 10 GO/ ) when low dose B implants 
(< 1013 cm-*) are used. Implantation of protons into GaAs has also been used successfully 
for isolation between active devices in MMICs40 and digital ICs4'. An accurate 
characterisation, however, has to be done regarding the lateral distribution of damage and 
trapping centres produced by protons and heavier ions before deciding about their 
effectiveness for isolation of high density active devices. 
7. CONCLUSIONS 
Although LEC-grown undoped semi-insulating GaAs substrates are now being 
successfully used for fabricating direct implantation GaAs ICs, the improved technology 
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for growing defect-free GaAs will have a major impact in near future on the development of 
highly reproducible LSIIVLSI circuits. RTA is another area in which considerable progress 
has lately been made and has now reached a stage where it is being used effectively to 
activate both n- and p-type implanted dopants with insignificant diffusion effects. Further 
work, however, has to be undertaken to characterise the surface of the implanted wafers 
with or without cap after annealing as uncontrolled surfaces lead to irreproducible 
MESFETs and circuits. A potential method to overcome problems associated with surfaces 
of implanted wafers after annealing and with channel-substrate interfaces is to move to 
buried channel structures. A buried channel structure (i.e., placing the gate below the 
channel surface region by p-type implantation) is also recommended for E- and D- 
MESFETS'~.~'. The high frequency performances of such devices and circuits as well as 
their compatibility with LSI/VLSI technology has yet to be proved. A quantitative 
understanding of implantation effects on GaAs MESFETs (for example, scaling of 
transconductance with implantation energy, implant profile and impurities effects on 
transconductances, recoil-atom effects on threshold voltages for implants through Si,N, 
and SiO, caps, encapsulant-thickness and etch-depth effects on threshold voltage 
uniformity, etc) is necessary for design and optimization of MESFETs for digital and 
monolithic-microwave a~p l i ca t ions~~  and must be undertaken. Finally, it can be said that 
even though processing capabilities for producing direct implantations GaAs D- and E- 
MESFET based circuits have been established, a long way has yet to be covered in terms of 
the quality of substrates and the understanding and standardisation of processes to catch up 
with Si-based circuit technology. 
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